インテル® Fortran コンパイラー XE 13.1 ユーザー・リファレンス・ガイド
The following tables list available compiler directives.
Some directives may perform differently on Intel® microprocessors than on non-Intel microprocessors.
Each general directive name is preceded by the prefix cDEC$ (or cDIR$); for example, cDEC$ ALIAS (or cDIR$ ALIAS).
Each OpenMP* Fortran directive name is preceded by the prefix c$OMP; for example, c$OMP ATOMIC.
The c in the prefixes can be a c, C, *, or ! in fixed-form source code; it can only be a ! in free-form source code.
Name |
Description |
---|---|
Specifies an alternate external name to be used when referring to an external subprogram. |
|
Specifies that an entity in memory is aligned. |
|
Applies attributes to variables and procedures. |
|
Generates warning messages for undeclared variables. |
|
Creates a variable whose existence can be tested during conditional compilation. |
|
Suggests a location at which a DO loop may be split. |
|
Marks the beginning of an alternative conditional-compilation block to an IF directive construct. |
|
Marks the beginning of an alternative conditional-compilation block to an IF directive construct. |
|
Marks the end of a conditional-compilation block. |
|
Sets fixed-form line length. This directive has no effect on freeform code. |
|
Specifies that a routine should be inlined whenever the compiler can do so. |
|
Uses freeform format for source code. |
|
Specifies an identifier for an object module. |
|
Marks the beginning of a conditional-compilation block. |
|
Marks the beginning of a conditional-compilation block. |
|
Specifies that the routines can be inlined. |
|
Selects default integer size. |
|
Assists the compiler's dependence analysis of iterative DO loops. |
|
Specifies the typical trip loop count for a DO loop; this assists the optimizer. |
|
Sends a character string to the standard output device. |
|
(Default) Turns off warning messages for undeclared variables. |
|
(Default) Uses standard FORTRAN 77 code formatting column rules. |
|
Prevents a loop from fusing with adjacent loops. |
|
Specifies that a routine should not be inlined. |
|
Disables auto-parallelization for an immediately following DO loop. |
|
Disables optimizations for the program unit. |
|
Disables a data prefetch from memory. |
|
(Default) Disables a previous STRICT directive. |
|
Disables the unrolling of a DO loop. |
|
Disables loop unrolling and jamming. |
|
Disables vectorization of a DO loop. |
|
Specifies a library search path in an object file. |
|
Enables optimizations for the program unit. |
|
Controls whether fields in records and data items in common blocks are naturally aligned or packed on arbitrary byte boundaries. |
|
Specifies the memory alignment of derived-type items. |
|
Helps auto-parallelization by assisting the compiler's dependence analysis of an immediately following DO loop. |
|
Hints to the compiler to prefetch data from memory. |
|
Modifies certain characteristics of a common block. |
|
Selects default real size. |
|
Requires and controls SIMD vectorization of loops. |
|
Disables Intel® Fortran features not in the language standard specified on the command line. |
|
Removes a symbolic variable name created with the DEFINE directive. |
|
Tells the compiler's optimizer how many times to unroll a DO loop. |
|
Enables loop unrolling and jamming. |
|
Overrides default heuristics for vectorization of DO loops. |
|
1i64em_mic only |
To use the following directives, you must specify compiler option -openmp (Linux* OS and OS X*) or /Qopenmp (Windows* OS).
For more information on compiler option -openmp (Linux* OS and OS X*) and /Qopenmp (Windows* OS), refer to the option description in the Compiler Options reference.
Name |
Description |
---|---|
Specifies that a specific memory location is to be updated atomically. |
|
Synchronizes all the threads in a team. |
|
Restricts access for a block of code to only one thread at a time. |
|
Specifies that the iterations of the immediately following DO loop must be executed in parallel. |
|
Specifies synchronization points where the implementation must have a consistent view of memory. |
|
Specifies a block of code to be executed by the master thread of the team. |
|
Specifies a block of code to be executed sequentially. |
|
Defines a parallel region. |
|
Defines a parallel region that contains a single DO directive. |
|
Defines a parallel region that contains SECTIONS directives. |
|
Defines a parallel region that contains a single WORKSHARE directive. |
|
Appears within a SECTIONS directive construct to indicate a block (section) of code. It is optional for the first block of code within the SECTIONS directive construct. |
|
Specifies a block of code to be divided among threads in a team (a worksharing area). |
|
Specifies a block of code to be executed by only one thread in a team. |
|
Defines a task region. |
|
Specifies a wait on the completion of child tasks generated since the beginning of the current task. |
|
Specifies that the current task can be suspended in favor of execution of a different task. |
|
Makes named common blocks private to a thread but global within the thread. |
|
Divides the work of executing a block of statements or constructs into separate units. |
Name |
Description |
---|---|
Causes the statement following the directive to execute on the target. |
|
Cause a group of statements to be executed on the target. |
|
Initiates asynchronous data transfer, or initiates and completes synchronous data transfer. |
|
Specifies a wait for a previously initiated asynchronous activity. |
Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804 |