

# Intel® Stress Random Encoder for HEVC

## Release Notes

(Version 1.0)

[Overview](#)

[Features](#)

[System Requirements](#)

[Package Contents](#)

[Installation](#)

[Known Limitations](#)

[Legal Information](#)

## Overview

The **Intel® Stress Random Encoder for HEVC** is light weighted encoder with no mode decision so it is as fast as decoder designed to test all possible features of decoder. Effective motion estimation and mode decision is not a part of video codec standard and not required to be tested in decoder side. So this is most time consumptive part is mostly omitted in Random Encoder in favor of speed and flexibility.

## Features

The **Intel® Stress Random Encoder for HEVC** is highly configurable and flexible syntax (HEVC) encoder tool. In difference to general encoders it is not intended to achieve compression but create a valid compliant to specification stream.

Compliant streams contain only allowed combinations of syntax elements and their levels to test decoder for unusual cases or boundary stress cases

The **Intel® Stress Random Encoder for HEVC** takes for input *YUV file* and *PAR file* describing testing settings: what features to utilize, which values are fixed and which are randomized. As output Random Encoder produces encoded bitstream and optionally can write *YUV file* with internal reconstruction data. This file is used to validate that Encoder wrote to compressed file exactly what it wanted and that bitstream is valid.

## System Requirements

### Hardware

- IA32, Intel® 64 Architecture processors.

### Software

\*Other names and brands may be claimed as the property of others.

Copyright © 2013-2014, Intel Corporation

Page 1 of 4

- Microsoft\* Windows\* 7, Microsoft Windows 8, Microsoft Windows 8.1, Microsoft Windows Server 2012 or Microsoft Windows Server 2012
- Ubuntu\* 12.04 LTS for 64-bit architecture (currently 12.04.3) or SUSE\* Linux\* Enterprise Server 11 for 64-bit architecture

## Package Contents

**Note:** <install-folder> - folder where **Intel® Stress Bitstreams 1.0** is installed.

<install-folder>\Random Encoder for HEVC Main HT 5.0\	Contains <b>Intel® Stress Random Encoder for HEVC</b> Release Notes (this file), End User License Agreement (EULA), Getting started document, User Guide, parfile example.
<install-folder>\Random Encoder for HEVC Main HT 5.0\win32	Contains <b>Intel® Stress Random Encoder for HEVC</b> for Windows* IA-32 architecture.
<install-folder>\Random Encoder for HEVC Main HT 5.0\win64	Contains <b>Intel® Stress Random Encoder for HEVC</b> for Windows* Intel® 64 architecture.
<install-folder>\Random Encoder for HEVC Main HT 5.0\lin64	Contains <b>Intel® Stress Random Encoder for HEVC</b> for Linux* for Intel® 64 architecture.

## Installation

- Extract files from archive to the target hard drive.

## Known Limitations

No limitations

## Legal Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting [Intel's Web Site](#).

MPEG is an international standard for video compression/decompression promoted by ISO. Implementations of MPEG CODECs, or MPEG enabled platforms may require licenses from various entities, including Intel Corporation.

Intel, the Intel logo, Intel Core are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel.

Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804