Intel® Stress Bitstreams and Encoder 2016 (Intel® SBE) – AVS2 Release Notes

(Version 2.2.2)

Overview

The **Intel® Stress Bitstreams and Encoder 2016 – AVS2** is designed to ensure decoder compliance with AVS2 format. Streams cover appropriate feature set and profile of AVS2 format.

The Intel® Stress Bitstreams and Encoder 2016 – AVS2 includes two types of streams: Syntax and Stress. Syntax streams are designed to test a certain subset of features. Stress streams include all the features covered by the bucket.

Compliant streams contain only allowed combinations of syntax elements and their levels to test decoder for unusual cases or boundary stress cases.

This document provides system requirements, installation instructions, issues and limitations, and legal information.
To learn more about this product, visit the product webpage on the following link:
https://software.intel.com/en-us/intel-stress-bitstreams-and-encoder

Changes History

Version 2.2.2
Reference picture management was updated in Stress Bitstreams to avoid overflow of decoded picture buffer

Version 2.2.1
Stress Bitstreams were updated for compatibility with AVS2 RD 14.0

Version 2.2
Initial version of Stress Bitstreams and Encoder for AVS2. Stress Bitstreams are fully compliant with AVS2 RD 12.0.1

Installation

- Extract files from archive to the target hard drive.

Package Contents

Note: `<install-folder>` - folder where **Intel® Stress Bitstreams and Encoder 2016 – AVS2** is installed.

`<install-folder>\`	Contains **Intel® Stress Bitstreams and Encoder 2016 - AVS2** Release Notes (this file), End User License Agreement (EULA), spreadsheet with detailed description of every bitstream, history document for each bitstream, Getting started document, Using Branch and Syntax Coverage Static View document, Syntax Coverage Report and User Guide document.
`<install-folder>\Branch and Syntax Coverage Static View\`	Contains "`Branch and Syntax Coverage Static View`" report (`basecov.html`) for the decoder
`<install-folder>\<profile>\streams`	Contains compliance **AVS2 bitstreams**, their MD5 check sums and MD5 check sums for decoding results of each encoded file.

Known Limitations

1. Reference structure isn't fully randomized. Corresponding syntax elements might be uncovered. Only one sequential B-frame is allowed.
2. Only one sequence header per stream is allowed.
3. Bitstream extensions are not supported in this version.
4. Scene picture functionality isn't fully covered.
5. Multiple slices are incompatible with ALF and not fully compatible with SAO. ALF is turned off when there is more than one slice per picture.
6. Syntax elements regarding slice position are not fully covered, since they are not used in reference decoder.
7. Syntax elements regarding prediction unit type are not fully covered.

Legal Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting Intel's Web Site.

Intel, the Intel logo, Intel Core are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel.

Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User

and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804